Electronics Maker
  • Home
  • Electronics News
  • Articles
  • Magazine
  • Events
  • Interview
  • Electronics Projects
No Result
View All Result
  • Home
  • Electronics News
  • Articles
  • Magazine
  • Events
  • Interview
  • Electronics Projects
No Result
View All Result
Electronics Maker
No Result
View All Result
Home Electronics News

Synopsys and IIT Bombay Announce Release of Sentaurus TCAD Model for NBTI Reliability Simulation of Advanced Transistors

Electronics Maker by Electronics Maker
December 6, 2016
in Electronics News
0
0
SHARES
51
VIEWS
Share on FacebookShare on Twitter
Model Developed Through Collaboration Between Synopsys and IIT Bombay to Simulate Negative-Bias Temperature Instability in FinFET and Nanowire FET at 7nm, 5nm and Below

Bangalore –  India, Dec. 6, 2016 — Synopsys, Inc. (NASDAQ: SNPS) and the Indian Institute of Technology (IIT) Bombay today announced the release of a Synopsys Sentaurus™ TCAD model for negative-bias temperature instability (NBTI), a key reliability concern for advanced CMOS devices. NBTI has become more critical with the introduction of high-k metal gate (HKMG) processes and is a dominant reliability concern for FinFET, nanowire FET and future devices, contributing to the degradation of the threshold voltage, drain current, and other electrical parameters. The new Sentaurus TCAD model enables manufacturers of advanced silicon processes working in advanced nodes to assess and mitigate NBTI degradation as part of transistor design and process definition.

“Our research over the years identified and characterized the underlying physical mechanism responsible for NBTI and helped create a framework for predictive DC and AC NBTI simulation of planar FETs,” said Professor Souvik Mahapatra of IIT Bombay. “Working together with Synopsys, we have extended the model in Sentaurus TCAD for predictive NBTI simulation in FinFET and GAA nanowire FET. The model has been verified against hardware data, covers a wide range of experimental conditions, and has only three parameters for its calibration, making it suitable for practical TCAD simulations.”

“Semiconductor manufacturers face many challenges in developing future process nodes due to the rising complexity of transistor architectures and fabrication processes,” said Terry Ma, vice president of engineering for TCAD at Synopsys. “With this new NBTI model our customers can simulate NBTI degradation and minimize its impact through the optimization of the transistor architecture in the early stages of technology development.”

Availability

The NBTI model is available in the M-2016.12 release of Sentaurus TCAD and is available for immediate evaluation by customers.

Tags: EDAElectronics Design
Electronics Maker

Electronics Maker

Subscribe Newsletter

Subscribe to our mailing list to receives daily updates direct to your inbox!

*we hate spam as much as you do

Electronics Maker

It is a professionally managed electronics print media with highly skilled staff having experience of this respective field.

Subscribe Newsletter

Subscribe to our mailing list to receives daily updates direct to your inbox!

*we hate spam as much as you do

Quick Links

  • »   Electronics News
  • »   Articles
  • »   Magazine
  • »   Events
  • »   Interview
  • »   About Us
  • »   Contact Us

Contact Us

EM Media LLP
  210, II nd Floor, Sager Plaza – 1, Road No-44,, Plot No-16, Pitampura, New Delhi - 110034
  01145629941
  info@electronicsmaker.com
  www.electronicsmaker.com

  • Advertise with Us
  • Careers
  • Terms Of Use
  • Privacy Policy
  • Disclaimer
  • Cookie Policy

© 2020 Electronics Maker. All rights reserved.

No Result
View All Result
  • Home
  • Electronics News
  • Articles
  • Magazine
  • Events
  • Interview
  • Electronics Projects

© 2020 Electronics Maker. All rights reserved.