Electronics Maker
  • Home
  • Electronics News
  • Articles
  • Magazine
  • Events
  • Interview
  • Electronics Projects
No Result
View All Result
  • Home
  • Electronics News
  • Articles
  • Magazine
  • Events
  • Interview
  • Electronics Projects
No Result
View All Result
Electronics Maker
No Result
View All Result
Home Featured Articles

How to Model Statistical Tolerance Analysis for Complex Circuits Using LTspice

Electronics Maker by Electronics Maker
November 12, 2021
in Featured Articles
0
0
SHARES
1.4k
VIEWS
Share on FacebookShare on Twitter

Steve Knudtsen,  Field Applications Engineer,  Linear Technology

LTspice® can be used to perform statistical tolerance analysis for complex circuits. This article will present techniques for tolerance analysis using Monte Carlo and Gaussian distributions and worst-case analysis within LTspice. To show the efficacy of the method, a voltage regulation example circuit is modeled in LTspice demonstrating Monte Carlo and Gaussian distribution techniques for the internal voltage reference and feedback resistors. The results of this simulation are compared to a worst-case analysis simulation.

Tolerance Analysis

In system design, parametric tolerance constraints must be considered to ensure a successful design. A common approach uses worst-case analysis (WCA) where all parameters are adjusted to their maximum tolerance limit. In a worst-case analysis, the performance of the system is analyzed to determine if the worst-case result lies within the system design specification. There are limitations to the efficacy of WCA such as:

  • WCA requires determining which parameters must be maximized or minimized for a true worst-case result.
  • WCA results often violate design specification requirements, leading to expensive component selection to obtain acceptable results.
  • WCA results statistically do not represent commonly observed results; to observe a system exhibiting WCA performance may require a very large number of assembled systems.

An alternate approach for system tolerance analysis is to use statistical tools for component tolerance analysis. The benefit of a statistical analysis is the resulting data has a distribution that reflects what should be commonly measured in physical systems. In this article, LTspice is used to simulate circuit performance with Monte Carlo and Gaussian distributions applied to parametric tolerance variation. This is compared to a WCA simulation.

Despite the noted issues with WCA, both worst-case and statistical analysis provide valuable insights to system design. For a very helpful tutorial on applying WCA using LTspice, please see “LTspice: Worst-Case Circuit Analysis with Minimal Simulations Runs” by Gabino Alonso and Joseph Spencer.

Monte Carlo Distribution

Figure 1 shows a voltage reference modeled in LTspice with a Monte Carlo distribution. The voltage source is nominally 1.25 V, and the tolerance is 1.5%. The Monte Carlo distribution defines 251 voltage states within the 1.5% tolerance range. Figure 2 shows the histogram of the 251 values with 50 bins. Table 1 illustrates the associated statistics of the distribution.

Figure 1. LTspice schematic for a voltage source with a Monte Carlo distribution.

Figure 2. Monte Carlo simulation results as a histogram of the 1.25 V reference, 50 bins, 251 points.

Table 1. Statistical Analysis of Monte Carlo Simulation Results
 Result
Average1.249933
Minimum1.2313
Maximum1.26874
Standard Deviation0.010615
Error Positive1.014992
Error Negative0.98504

Gaussian Distribution

Figure 3 shows a voltage reference modeled in LTspice with a Gaussian distribution. The voltage source is nominally 1.25 V, and the tolerance is 1.5%. The Monte Carlo distribution defines 251 voltage states within the 1.5% tolerance range. Figure 4 shows the histogram of the 251 values with 50 bins. Table 2 illustrates the associated statistics of the distribution.

Figure 3. LTspice schematic for a voltage source with a 3-sigma Gaussian distribution.

Figure 4. 3-sigma Gaussian simulation results as a histogram of the 1.25 V reference, 50 bins, 251 points.
Table 2. Statistical Analysis of Gaussian Reference Simulation Results
 Result
Minimum1.22957
Maximum1.26607
Average1.25021
Standard Deviation0.006215
Error Positive1.012856
Error Negative0.983656

Gaussian distributions are normal distributions with a bell-shaped curve and the probability density shown in Figure 5.

Figure 5. Normal 3-sigma Gaussian distribution.

The correlation between ideal and LTspice simulated Gaussian distributions is shown in Table 3.

To summarize the above simulations, LTspice can be used to simulate a Gaussian or Monte Carlo tolerance distribution for a voltage source. This voltage source can be used to model a reference in a DC-to-DC converter. The LTspice Gaussian distribution simulation matches closely with the predicted probability density distribution.

Tolerance Analysis for DC-to-DC Converter Simulation

Figure 6 is an LTspice simulation schematic for a DC-to-DC converter using a voltage controlled voltage source to model closed-loop voltage feedback. The feedback resistors R2 and R3 are nominally 16.4 kΩ and 10 kΩ. The internal voltage reference is nominally 1.25 V. In this circuit, the nominal regulated voltage, VOUT, or setpoint is 3.3 V.

Figure 6. LTspice DC-to-DC converter simulation schematic.

To simulate the tolerance analysis of voltage regulation, feedback resistors R2 and R3 are defined with a tolerance of 1%, and the internal voltage reference is defined with a tolerance of 1.5%. Three methods for tolerance analysis will be presented in this section: statistical analysis using a Monte Carlo distribution, statistical analysis using a Gaussian distribution, and a worst-case analysis (WCA).

Figures 7 and 8 illustrate the schematic and voltage regulation histogram for a simulation using Monte Carlo distributions.

Figure 7. Schematic for tolerance analysis using Monte Carlo distribution.

Figure 8. Voltage regulation histogram using simulated Monte Carlo distribution.

Figures 9 and 10 illustrate the schematic and voltage regulation histogram for a simulation using Gaussian distributions.

Figure 9. Schematic for tolerance analysis using Gaussian distribution.

Figure 10. Histogram for tolerance analysis using simulated Gaussian distribution.

Figures 11 and 12 illustrate the schematic and voltage regulation histogram for a simulation using WCA.

Figure 11. Schematic for tolerance analysis using simulated WCA.

Figure 12. Histogram for tolerance analysis using WCA.

Table 4 and Figure 13 compare the tolerance analysis results. In this example, WCA predicts the largest max deviation, and the simulation based on a Gaussian distribution predicts the smallest. This is illustrated in Figure 13 in a box and whisker plot—the solid box represents the 1-sigma limit, while the whisker represents the minimum and maximum values.

Table 4. Voltage Regulation Statistical Summary for Three Tolerance Analysis Methods
WCAGaussianMonte Carlo
Average3.300133.299443.29844
Minimum3.210513.248993.21955
Maximum3.391533.357203.36922
Standard Deviation0.046840.019310.03293
Error Positive1.027741.017331.02098
Error Positive0.972880.984540.97562


Figure 13. Box and whisker graphical comparison of regulated voltage distribution.

Summary

Using a simplified DC-to-DC converter model, three variables have been analyzed, two feedback resistors and the internal voltage reference were used to model voltage setpoint regulation. Using statistical analysis, the resulting voltage setpoint distribution is presented. The results are graphically plotted. This is compared to a worst-case calculation. The resulting data illustrates worst-case limits are statistically improbable.

Acknowledgements

  • Simulations were conducted in LTspice.
  • Graphs and plotting were conducted in Excel.
  • Thank you to several anonymous contributors within Analog Devices, and David Rick from Hach, for guidance and insights on this article.

About the Author

Steve Knudtsen is a senior staff field applications engineer working for Analog Devices based in Colorado. He graduated from Colorado State University with a B.S.E.E. and has been with Linear Technology and Analog Devices since 2000. He can be reached at steve.knudtsen@analog.com.

Tags: Electronics Design
Electronics Maker

Electronics Maker

Subscribe Newsletter

Subscribe to our mailing list to receives daily updates direct to your inbox!

*we hate spam as much as you do

Electronics Maker

It is a professionally managed electronics print media with highly skilled staff having experience of this respective field.

Subscribe Newsletter

Subscribe to our mailing list to receives daily updates direct to your inbox!

*we hate spam as much as you do

Quick Links

  • »   Electronics News
  • »   Articles
  • »   Magazine
  • »   Events
  • »   Interview
  • »   About Us
  • »   Contact Us

Contact Us

EM Media LLP
  210, II nd Floor, Sager Plaza – 1, Road No-44,, Plot No-16, Pitampura, New Delhi - 110034
  01145629941
  info@electronicsmaker.com
  www.electronicsmaker.com

  • Advertise with Us
  • Careers
  • Terms Of Use
  • Privacy Policy
  • Disclaimer
  • Cookie Policy

© 2020 Electronics Maker. All rights reserved.

No Result
View All Result
  • Home
  • Electronics News
  • Articles
  • Magazine
  • Events
  • Interview
  • Electronics Projects

© 2020 Electronics Maker. All rights reserved.