Electronics Maker
  • Home
  • Electronics News
  • Articles
  • Magazine
  • Events
  • Interview
  • Electronics Projects
No Result
View All Result
  • Home
  • Electronics News
  • Articles
  • Magazine
  • Events
  • Interview
  • Electronics Projects
No Result
View All Result
Electronics Maker
No Result
View All Result
Home Electronics News

Cadence C-to-Silicon Compiler Helps Renesas Realize Quick HEVC IP Development

Electronics Maker by Electronics Maker
January 15, 2014
in Electronics News
0
0
SHARES
44
VIEWS
Share on FacebookShare on Twitter

SAN JOSE, Calif., Jan. , 2014 – Cadence Design Systems, Inc. ,a leader in global electronic design innovation,  announced that Renesas Electronics Corporation shortened its design and verification time by 70 percent by utilizing Cadence® C-to-Silicon Compiler to develop High Efficiency Video Coding (HEVC) intellectual property (IP), targeting consumer 4K video devices. This enabled the company to quickly offer their customers IP supporting this next-generation video codec.

Renesas established its own coding style and reduced code size by almost half with SystemC to create the HEVC IP at a high level of abstraction. This enabled verification times that were six times faster than register-transfer level (RTL). This approach also enabled Renesas to use C-to-Silicon Compiler to explore many algorithmic implementations to generate high-performance RTL while minimizing power consumption and chip area. To eliminate any potential schedule impact from a significant engineering change order (ECO) late in the project, Renesas developed an ECO flow utilizing C-to-Silicon Compiler with Encounter® Conformal® ECO Designer. This allowed them to use high-level synthesis to quickly apply and verify a patch to stay on schedule.

“The challenge with developing this HEVC/H.265-compliant IP was to incorporate our proprietary new algorithm, which enables high quality and high compression efficiently,” said Toyokazu Hori, department manager of Platform Base Technology Development Department, Automotive Information System Business Division at Renesas Electronics Corporation. “Deploying the system-level design approach with C-to-Silicon Compiler for the entire design addressed this challenge and we were able to implement the new algorithm very efficiently, achieving a good time-to-market for our advanced new IP.”

For more information on C-to-Silicon Compiler, visit www.cadence.com/news/ctosilicon.

For more information on the Renesas HEVC IP, visit www.renesas.com/press/news/2013a/news20131029.jsp.

Electronics Maker

Electronics Maker

Subscribe Newsletter

Subscribe to our mailing list to receives daily updates direct to your inbox!

*we hate spam as much as you do

Electronics Maker

It is a professionally managed electronics print media with highly skilled staff having experience of this respective field.

Subscribe Newsletter

Subscribe to our mailing list to receives daily updates direct to your inbox!

*we hate spam as much as you do

Quick Links

  • »   Electronics News
  • »   Articles
  • »   Magazine
  • »   Events
  • »   Interview
  • »   About Us
  • »   Contact Us

Contact Us

EM Media LLP
  210, II nd Floor, Sager Plaza – 1, Road No-44,, Plot No-16, Pitampura, New Delhi - 110034
  01145629941
  info@electronicsmaker.com
  www.electronicsmaker.com

  • Advertise with Us
  • Careers
  • Terms Of Use
  • Privacy Policy
  • Disclaimer
  • Cookie Policy

© 2020 Electronics Maker. All rights reserved.

No Result
View All Result
  • Home
  • Electronics News
  • Articles
  • Magazine
  • Events
  • Interview
  • Electronics Projects

© 2020 Electronics Maker. All rights reserved.