Electronics Maker
  • Home
  • Electronics News
  • Articles
  • Magazine
  • Events
  • Interview
  • Electronics Projects
No Result
View All Result
  • Home
  • Electronics News
  • Articles
  • Magazine
  • Events
  • Interview
  • Electronics Projects
No Result
View All Result
Electronics Maker
No Result
View All Result
Home Electronics News

ASMPT COLLABORATES WITH IBM RESEARCH ON AI CHIP TECHNOLOGY

Electronics Maker by Electronics Maker
July 22, 2020
in Electronics News
0
0
SHARES
82
VIEWS
Share on FacebookShare on Twitter

With the dawn of the Artificial Intelligence (AI) era upon the world, the usual playbook of continuous
shrinking and packing more and more transistors into chipsets will become unsustainable. New chip architecture, materials and manufacturing processes will be needed, in order to meet the requirements and realize the potential of the AI-enabled world.
IBM Research has been at the forefront in the development of AI-optimized hardware and process innovation globally. As a global leader in the Advanced Packaging and Heterogeneous Integration solutions, ASMPT will provide a suite of Integrated Solutions for Heterogeneous Integration (including ALSI Laser Saw/Grooving and
state-of-the-art interconnect tools, inclusive of collaboration on next generation hybrid bonding) in support of IBM AI Research. ASMPT product solutions can help to improve performance, power and cost for next generation AI chips.
Comments from Dr. Mukesh Khare, Vice President, Systems Research at IBM Research. “The future of AI computing performance depends on the development of hardware that meets the fast-growing demands of emerging AI workloads. We are pleased to work with ASMPT to advance packaging and Heterogeneous Integration solutions for AI hardware research in the IBM Research AI Hardware Center.” Comments from Mr. Lim Choon Khoon, Senior Vice President at ASMPT.
“The exponential cost of recent silicon scaling has created an inflection point for the industry. It is driving the development of Heterogeneous Integration (HI) to augment step up performance versus comparable Systems on Chip (SoC). This is being achieved through HI’s “open” capability to dis-integrate and re-integrate silicon and
chip lets, allowing flexible choices to achieve optimal performance at significantly lower costs. The timely confluence between IBM’sHetero geneous Integration road map and ASMPT’s advanced packaging
technologies and tools makes us natural strategic collaboration partners to tap the massive potential for innovation and better performance in semiconductor solutions.”
Finally, ASMPT is both excited and privileged to be among the companies driving the effort of developing the next generation AI chip technology with world renowned industry leaders like IBM.

Tags: ASMPT COLLABORATES WITH IBM
Electronics Maker

Electronics Maker

Subscribe Newsletter

Subscribe to our mailing list to receives daily updates direct to your inbox!

*we hate spam as much as you do

Electronics Maker

It is a professionally managed electronics print media with highly skilled staff having experience of this respective field.

Subscribe Newsletter

Subscribe to our mailing list to receives daily updates direct to your inbox!

*we hate spam as much as you do

Quick Links

  • »   Electronics News
  • »   Articles
  • »   Magazine
  • »   Events
  • »   Interview
  • »   About Us
  • »   Contact Us

Contact Us

EM Media LLP
  210, II nd Floor, Sager Plaza – 1, Road No-44,, Plot No-16, Pitampura, New Delhi - 110034
  01145629941
  info@electronicsmaker.com
  www.electronicsmaker.com

  • Advertise with Us
  • Careers
  • Terms Of Use
  • Privacy Policy
  • Disclaimer
  • Cookie Policy

© 2020 Electronics Maker. All rights reserved.

No Result
View All Result
  • Home
  • Electronics News
  • Articles
  • Magazine
  • Events
  • Interview
  • Electronics Projects

© 2020 Electronics Maker. All rights reserved.

-